• State Resolved
  • Locked Locked
  • Replies 7 replies
  • Subscribers 101 subscribers
  • Views 608 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

IPC MessageQ Example fails on c6472 device cycle accurate simulator

Carsten Reuter
Prodigy 210 points

Hi,

I have run successfully the IPC (ver. 1.22.5.27) MessageQ example on the EVM6472 emulator.

Now, I would like to run the same example on the c6472 device cycle true simulator.

I can load and start the *.out file an all cores, but the simulation seems to run endlessly without producing any output.

 

What may be the problem.

 

Best regards, Carsten

 

  • 0
    TI__Guru* 84110 points

    Carsten,

    Check the description of the simulator that you selected. It may not support all the hardware components that you need for the IPC MessageQ example. There may be a comment in the IPC MessageQ example documentation or readme that describes how the software has been run and tested.

    Regards,
    RandyP

     

    If you need more help, please reply back. If this answers the question, please click  Verify Answer  , below.

  • 0 in reply to RandyP
    Prodigy 210 points

    Hello Randy,

    thank you for the reply. The simulator description notes that TSIP, SRIO, UTOPIA, EMAC & GPIO are not simulated.

    I cannot find any direct references to these modules in the source code.

    Do you know of any multi-core example code delivered with the CCS (4.2.3) or IPC (1.22.05.27) distribution that runs using the c6472 device simulator?

    Best regards, Carsten

     

     

     

  • 0 in reply to Carsten Reuter
    TI__Guru* 84110 points

    Carsten,

    Bad news. I spent quite some time trying to run my C6472 EDMA3 + IPC example program on the simulator. CCSv4 and the simulator are very awesome for working with multi-core devices.

    But I have determined that there is a bug in the simulator for the IPCARn registers. I have delivered this information to an internal site for bug reporting, along with an example program so they can easily duplicate the problem and (we will hope) generate a fix.

    Since your work is okay on a board, please use the board for anything that will use IPC.

    We regret this inconvenience.

    Regards,
    RandyP

     

    If you need more help, please reply back. If this answers the question, please click  Verify Answer  , below.

  • 0 in reply to RandyP
    Prodigy 210 points

    Hello RandyP,

    I appreciate your efforts.

    But, what really "surprises" me is, that no one at TI ever testet the basic multi-core module for the basic multi-core examples on the c6472 multi-core simulator.

    Regards, Carsten

     

     

  • 0 in reply to Carsten Reuter
    TI__Intellectual 1380 points

    Can you make the following changes in the simulator configuration file to get this issue fixed?

     

    1. Open the C6472 Simulator configuration file in a text-editor.

    2. Look for the string IPCAR_START_OFFSET

    3. It will contain a value 17. Change this value to 16.

    4. Save the file and invoke the simulator configuration.

    Your test-case should start working. Kindly confirm this. We are planning to fix this in the next version of CCS simulator

     The C6742 simulator configuration file is \ccsv5\ccs_base_xxxxxxx\simulation\bin\configurations\tisim_c6472.cfg in CCS v5 and \ccsv4\simulation\bin\configurations\tisim_c6472.cfg in CCS v4.

     

    Hope this helps.

     

    Regards,

    Nizam

     

  • 0 in reply to Nizamudheen A
    Genius 4375 points

    I have confirmed that this does indeed fix the problem with running the IPC MessageQ example on the C6472 simulator.

    Regards,

    Shreyas

  • 0 in reply to Shreyas Oppanthaya
    TI__Intellectual 1380 points

    Great. Thanks for the confirmation.

     

    regards,

    Nizam