TDA4VE-Q1: Four channel CAN distribution among the CORE

Django Wang

Part Number: TDA4VE-Q1

Could the four channel CAN interfaces on the TDA4 EVM be all controlled by program of MCU sides?

Now, I have to complete the task, which is communication with VN1640(CANoe)by these four channels on the MCU side. So I need to figure out the details about four channel CAN distribution among the CORE<mpu1_0, mcu1_0, mcu1_1, mcu2_0, mcu2_1, mcu3_0, mcu3_1> to control.

For example, is it possible that all CAN channels could be control by single core MCU1_0?

over 1 year ago

0 Tarun Mukesh Puvvada over 1 year ago

TI__Mastermind 48416 points

Hello,

you are asking whether we can access multiple can instances from MCU1_0?

If so yes,we have examples as well mcusw/mcal_drv/mcal/examples/Can/soc/j721s2/mcu1_0/CanApp_Startup.c

But the CAN instances used on MCU1_0 should not be used by any another cores to ensure data corruption never happens.

Regards

Tarun Mukesh

0 Django Wang over 1 year ago in reply to Tarun Mukesh Puvvada

Prodigy 250 points

I plan to make development reference to the PDK instead of MCUSW or by Autosar tool.So,how are these four channels CAN generally assigned to control by the different CORE,especially in SDK examples ?

0 Tarun Mukesh Puvvada over 1 year ago in reply to Django Wang

TI__Mastermind 48416 points

Hello,

Okay. We have example at packages/ti/csl/example/mcan/mcanEvmLoopback/mcan_evm_loopback_app_main_k3.c.

Please look into this.

Regards

Tarun Mukesh

Processors

Processors forum

TDA4VE-Q1: Four channel CAN distribution among the CORE