Hi every body;
I have some question about CDCE62005 used in c6678 EVM :
1- What is the advantage of using CDCE in EVM board while there are some disadvantages such as very high temperature and high power consumption?
2- Is it important to use accurate low jitter clock for DSP? For example, can we use a 50 ppm clock for C66xx?
3- Is it necessary that all input clock of DSP to be synchronous to each other?
4- Could it possible to provide DSP’s LVDS clocks from LVDS output of a FPGA?
Thanks,
Alex