Hi,
We have made a customized board with Quad Processor Board (three TMS320C6678 + One 66AK2H14). In our JTAG Chain 66AK2H14 is the first processor followed by three TMS320C6678 processor.
We have Bypassed the 66AK2H14 from the JTAG chain and we have tested the other three TMS320C6678 processor.
We can able to run the GEL file(Successfully Initialized) and we can able to test the three TMS320C6678.
We have bypassed the three TMS320C6678 and we trying to test the 66AK2H14 processor alone.
DSP input clock is 122.88MHz
ARM input clock is 125MHz
DDR3 input clock is 66.66MHz
For testing the 66AK2H14 we have bypassed the three TMS320C6678. So that the board as like 66AK2H14EVM.
66AK2H14 has two DDR3 controller. In EVM Both the controller are used. But in our customized board we are using the DDR3A controller.
we are using Micron DDR3 -2GB density (MT41K256M16HA-125 IT) and trying 64Bit. We have taken the timing parameters from the Micron Data sheet and the register values are framed based on the excel sheet provided by TI for keystone II
(Customized K2 DDR3 Register Calc v1p60).
Maximum speed supported is 1333MHz. But on the maximum speed we can't able to access the DDR3 through JTAG.
We have downgraded the speed to 400MHz, then we can able to access the first 1GB. The remaining 1GB we can't able to access.
I have also attached the Excel Sheet and the Working Gel File for your reference.
Please let us know what could be the issue for other higher speed.
Regards,
Sakthi.A
0572.xtcievmk2x - K2H14 - Working.gelCustomized K2 DDR3 Register Calc v1p60.xlsx