• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 100 subscribers
  • Views 706 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

66ak2l06 DFE lane

dariush karami
Genius 3165 points

Other Parts Discussed in Thread: 66AK2L06

Is it possible to connect more than one ADC Chip to a lane?

example:in 66ak2l06 there are 4 lanes,can i connect them to 16 ADCs,(4 ADCs for each lane) and control the timing with DFE GPIO?

THANKS

  • 0
    TI__Guru* 81335 points
    We have assigned this thread to experts and they will get back to you. Thank you for your patience.
  • 0
    TI__Mastermind 37500 points
    The JESD interface as part of the 66ak2l06, has 4 lanes, 2 links. It supports JESD parameters of
    L=1,2,4; M=1,2,4,8; F = 2,4,8; S = 1; HD=0
    There are quad-data converters that connect to 1 JESD lane, typically the limitation here is the number of transmit and receive streams.
    Please review the DFE User Guide (spruhx8a.pdf ) there are 1,2, or 4 transmit streams, and 1, 2, 3, 4, or 5 receive streams. There is a new demonstration (demo) under development to process 8 real ADCs within the DFE. So although we could connect the (4) quad ADCs, there is not a signal processing solution to utilize 16 Rx streams.
    Regards,
    Joe Quintal