This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DRA80M: DDR clocking / PLL3

Part Number: DRA80M

Per  a customer question, could you please provide the list of registers that need to be modified for the configuration of the DDR PLL. (Especially, the decrease of the clock frequency) 

According to TRM, DDR system is integrated from PLL3.

1. Is it correct that the only registers that control the value of the clock of the DDR is PLL3_PLL_FREQ_CTRL0 (M and N parts)?

2. Which registers from the DDRPHY should be considered as well for the change of PLL?

John