• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 99 subscribers
  • Views 704 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

How does C6678 communication with FPGA

kobe bryant Bryant
Prodigy 10 points


HI

     I want to design a board with C6678 and Altera's FPGA EP2S.

      How can I  make the dsp communicate  with the fpga?  Does EMIF work?

      Another question is that the 6678's IO voltage is 1.8v, but the FPGA's IO voltage is 3.3v,  can i direct connect the dsp's GPIO ports to the FPGA?

     I'd appreciate any suggestions and advice. Thanks for your help!

  • 0
    Prodigy 10 points

    No, you'll need to implement level translation. Search for that phrase on www.ti.com and you will see a number of parts and plenty of design info.

  • 0
    TI__Mastermind 42545 points

    The EMIF16 can be used to implement an asynchronous interface to the FPGA. The FPGA can be programmed with a state machine to capture data or provide data as a slave device. As pointed out by the previous poster, the C6678 is not 3.3V tolerant and will require level translators for connection to an Altera EP2S part with 3.3V IOs. Note that the Altera Stratix 2 family, which includes the EP2S, can be configured for 1.8V IO operation. If you provide 1.8V as the supply voltage to the IO bank used for the EMIF interface than you can avoid the use of level translators.

    Regards, Bill