Hello,
We are routing the SGMII Interface signals from K2E chip to other on board IC.
In this IC to IC scenerio, What can be the maximum PCB trace length if the trace width is 4 mils.
Thanks and Regards
Tarang Jindal
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello,
We are routing the SGMII Interface signals from K2E chip to other on board IC.
In this IC to IC scenerio, What can be the maximum PCB trace length if the trace width is 4 mils.
Thanks and Regards
Tarang Jindal
Tarang,
The exact answer is dependent on PCB materials and PCB stack-up. Traces that are only 4 mils wide will have more loss than wider traces. Of course, you will need to meet the required differential impedance with the board design too. Please refer to the KeyStone II Architecture Serializer/Deserializer (SerDes) User's Guide SPRUHO3 chapter 9 for routing guidelines.
SGMII is a relatively slow SERDES interface. It should be able to easily cross more than 30 inches of PCB track on a nominal PCB. Final validation is done through stress testing which is required to tune the SERDES settings. Please see the SERDES Link Commissioning on KeyStone I and II Devices Application Report SPRAC37 for more details on the tuning techniques.
Tom
Tarang,
The reference from Hossein is reasonable. With proper routing and care, you can achieve even longer routes. I will close this thread. Let us know if you have additional questions.
Tom