• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 98 subscribers
  • Views 973 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Linux/AM5728: PCIE lanes

KUMARI BATNA
Prodigy 150 points

Part Number: AM5728
Other Parts Discussed in Thread: XIO2001,

Tool/software: Linux

Hi Sir,

we are using linux version of TI SDK  linux  is 4.4.0-112-generic #135-Ubuntu SMP Fri Jan 19 11:48:36 UTC 2018 x86_64 x86_64 x86_64 GNU/Linux

TI SDK is ti-processor-sdk-linux-am57xx-evm-03.02.00.05-Linux-x86-Install

we want to use 2 lanes of PCIE so we modified the am57xx-evm-reva3.dts file  as follows .

&pcie1_ep{

    status="okay";
};


pcie2_ep: pcie_ep@51800000 {
        compatible = "ti,dra7-pcie-ep";
        reg = <0x51800000 0x28>, <0x51802000 0x14c>,
              <0x51801000 0x28>, <0x1000 0x10000000>;
        reg-names = "ep_dbics", "ti_conf", "ep_dbics2", "addr_space";
        interrupts = <0 355 0x4>;
        num-lanes = <1>;
        num-ib-windows = <4>;
        num-ob-windows = <16>;
        ti,hwmods = "pcie2";
        phys = <&pcie2_phy>;
        phy-names = "pcie-phy1";
        syscon-legacy-mode = <&scm_conf1 0x14 1>;
        status = "okay";

&pcie1_rc{

    status="okay";
};


&pcie2_rc{

    status="okay";
};

after modification when we given the command lspci we were able to see the following

00:00.0 PCI bridge: Texas Instruments Device 8888 (rev 01)

01:00.0 PCI bridge: Texas Instruments XIO2001 PCI Express-to-PCI Bridge

02:00.0 Communication Controller: ILC Data Device Corp Device 1a00(rev 10)

 what is this mean?

we were unable to see the device on the second lane .

suggest us how to proceed further.

Thank You,

Kumari

  • 0
    TI__Guru 50170 points
    Hi, Kumari,

    Unfortunately, TI AM5728 EVM only exposes PCIe x1 port so I won't be able to verify the change, but give you guidance.

    The changes you made only enables phy2 as an PCIe endpoint. You should enable it as RC. Please read the devicetree binding document for TI PCIe configuration in Documentation/devicetree/bindings/pci/ti-pci.txt. You may also want to refer to dra76x-evm.dtsi to see how 2 lanes are enabled.

    By the way, Kernel 4.4.0 is way too old. That is Linux Processor SDK 3.x release. I suggest you upgrade to kernel 4.14, PLSDK 5.x.

    Rex
  • 0 in reply to Rex Chang
    Prodigy 150 points
    Hi Rex,

    now we were able to see the both lanes.
    Thankyou for the support

    Regards,
    Kumari
  • 0 in reply to KUMARI BATNA
    TI__Guru 50170 points
    Hi, Kumari,

    Glad to hear that it's working for you. Please click "Resolved".
    If you have other issues, please submit new ones in the forum.

    Thanks!

    Rex