• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 11 subscribers
  • Views 222 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AFE7900: IBIS models Error

Dharmaraj karupusamy
Prodigy 230 points
Part Number: AFE7900


Hi Team,

I am trying to simulate JESD interface between FPGA & AFE7900 in Hyperlynx.

Getting below error with IBIS Model. Please suggest solution.

Thanks

Dharma