Is there any IP that we can use on the FPGA that can be used to have a logical programming operation for the AFE. Or is there a build guideline for the same, any recommended options with the specific sequence of operations would be helpful.
Thanks,
DA