• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Subscribers 9 subscribers
  • Views 262 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AFE7950EVM: Xilinx boad user interface for reference design based on ZC706 Xilinx board

Zeljko Jelic
Intellectual 287 points
Part Number: AFE7950EVM
Other Parts Discussed in Thread: AFE7950,

Hi Team,

I noticed that for ZCU102 Xilinx board in your reference design there is software with an option to change the value of Vadj voltage.

Since in our work we've been using AFE7950EVM with ZC706 eval kit (as per TI reference design), we wanted to enable external SPI programming of the AFE7950.

However, we've learned that ZC706 eval kit has different voltage (Vadj = 2.5V) over the relevant SPI lines going through the FMC when compared to the AFE EVM (1.8 V). So, I wanted to know can the Vadj voltage be adjusted somehow programmatically on ZC706 or we will have to physically modify the electrical path of the SPI lines.

Kind regards,

Željko

  • 0
    Intellectual 287 points

    Hi Team,

    Is there any follow-up on this?

  • 0 in reply to Zeljko Jelic
    TI__Genius 11930 points

    Hi Zeljko,

    The Vadj voltage can be configured to be 1.8V. Instructions for this are provided in the ZC706 Evaluation Board User Guide. Please see page 81 of the ZC706 Evaluation Board for the Zynq-7000 XC7Z045 SoC User Guide (UG954) document. 

    Regards,

    David Chaparro

  • 0 in reply to David Chaparro
    Intellectual 287 points

    Hi David,

    Thank you for confirming my initial guess. That's indeed a good news.

    Finally on this topic, I would like to know if TI had experimented with changing of this voltage and if you have any insights on the impact of the switch from 2.5V to 1.8V on ZC706 FPGA operation and functionality? In other words, are there any risks that such change could result in any FPGA impairments or failures?

    Kind regards,

    Željko

  • +1 in reply to Zeljko Jelic
    TI__Genius 11930 points

    Hi Zeljko,

    I have not experimented with this on the ZC706, but we have done this on other Xilinx dev kits ZCU102 and KCU105. I do not expect any issues to occur because of this but for any questions about FPGA impairments or failures I would recommend reaching out to the Xilinx support team. 

    Regards,

    David Chaparro