• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 12 subscribers
  • Views 336 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

AFE7950EVM: AFE7950EVM on our custom board. Latte tool shows errors

AFE7950EVM: Interface Support

Shivaprasad H S
Prodigy 50 points

Part Number: AFE7950EVM
Other Parts Discussed in Thread: AFE7950, AFE7900EVM,

Hi

Tried interfacing the AFE7950. But not fully successful. Need help

1. I am able to get the UI popup after setup and devinit. In UI I am configuring the interface for 24410 [Mode5] as well as 44210 [mode4]. In the first one the lane speed was 9830.4 Mbps and for the 2nd one 4915.2Mbps. I have configured my FPGA GTP for this speed and I am getting cclockout from GTP as expected.

2. However, receive pattern is not the K28.5 [tried several tens of times with different bit files]. Similarly, SYNC [SYNCBOUTP0 pair] is not responding for the K28.5  [it stays LOW] transmitted out [Tried count of 4 and multiples]. 

3. Receive GTP out [there are 8 outputs each of 40 bits. Expected K28.5 characters in 10B format, but what comes out is total junk]. As I think, AFE7950 is not getting configured at all. Only clock [LMK] is getting configured [as I am getting all clocks correct, including Sysref].

Please suggest where/what to look at. 

[Tried attaching screenshots, but it is not taking it]

  • 0
    TI__Expert 5165 points

    Hi Shivaprasad,

    We do not recommend using the GUI to configure the part, it is currently used to visualize settings like the JESD Lane Mux. Could you please try using the script based interface and following the "AFE7950EVM_AFE7900EVM  TSW14J56_BringupInstructions" in the secure folder?

    In regards to point 2 and 3, could you confirm that the JESD settings are the same between both your FPGA and the AFE?

    Best,

    Camilo