• State
  • Locked Locked
  • Replies 5 replies
  • Subscribers 12 subscribers
  • Views 247 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AFE7950: SYNC

YuukiWatanabe
Prodigy 170 points
Part Number: AFE7950

Tool/software:

We are trying to establish a link between AFE7950 (TX) and FPGA (RX) using the set values ​​generated in Latte.
The AFE7950 sends /k28.5/ and has confirmed that /k28.5/ has been received in FPGA.
Sync ~ is generated from the FPGA of the receiver based on LMFC, but the data is not output from the AFE7950 and the/k28.5/remains.

  • 0
    TI__Genius 15031 points

    Hi,

    Are you able to probe on the AFE side and verify that the AFE sees the SYNC from the FPGA? The error that you are seeing is most commonly seen when the AFE is not receiving the SYNC signal.

    In your configuration are you using CMOS Syncor LVDS Sync? 

    Regards,

    David Chaparro 

  • 0 in reply to David Chaparro
    Prodigy 170 points

    The settings generated by Latte are used.

    "S1_OnboardClk_RX_250M_TX_FB_500M.py" recognizes SYNC and outputs data.

    "S3_OnboardClk_RX_TX_500M_FB_disabled.py" does not recognize SYNC and remains /k28.5/.

  • 0 in reply to YuukiWatanabe
    TI__Genius 15031 points

    Hi,


    Were there any updates to the two files? Can you check that the sysParams.syncLoopBack parameter is set to 'True'?

    Regards,

    David Chaparro 

  • 0 in reply to David Chaparro
    Prodigy 170 points

    Both are "sysParams.syncloopback = true".
    The change location has been changed to "Sysparams.rxnco0" to "950" and "logdumpinst.logformat = 0x40".
    This change is made both.
    There are no other changes.

  • 0 in reply to YuukiWatanabe
    TI__Genius 15031 points

    Hi Yuuki,

    On the FPGA side are you using the Xilinx JESD IP or the TI JESD204c IP?

    On the FPGA side do you see it pulling the SYNC signal 'HIGH' and if you probe on the AFE7950EVM do you see the SYNC signal close to the AFE do you see the signal go 'HIGH'? 

    Ideally the SYNC signal should be held high then the FPGA should pull it low and the AFE should send the  /k28.5/ and when the FPGA locks to this it should pull the SYNC signal back high and the AFE should start sending data.

    Regards,

    David Chaparro