Tool/software:
After the TX JESD link is up,
SYNC OUT repeatedly enables and disables.
It is not periodic (like a pulse).
There are no JESD errors on either the AFE or FPGA.
I will send you the Latte settings.
Could you help me identify where I am going wrong?