Other Parts Discussed in Thread: AFE7900
Tool/software:
Hi,
I would like to integrate ZCU102 evaluation board with AFE7900 EVM. I want SPI to be configured so that I can establish communication with the transceiver through Vitis. I should use JESD for data transfer between PL and transceiver. I want the SPI to be initialised from the Zynq Ultrascale+ MPSoC. Also, the JESD ip provided is in .sv or .svp format. I want it to be in .v for instantiation in my top module. If possible, give the constraints as well.
ShallI use CAFE79xx_V2p6 for the no_os project in vitis? Please help me out in this process.
Thank you