In the tsw4100 eval board there is an altera fpga that among other enables ddc/duc programable sync.
Taking out 5016 and altera registers configutration interface, The questions are:
1. is this sync design a must, or connecting ddc sync out to duc sync in and internal sync configuration will work ?
2. why port ddc port c and d are routed through altera ? with 2+ clock delay ?
3. is there a special reason why ddc port ab are connected to duc port cd and ddc port cd are connected to duc port ab ?
Thanks
Jacob