• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 10 subscribers
  • Views 394 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

test connector( J1, J2) signal definition in TSW4100

Jin-ho Sung
Prodigy 40 points


Hi.

I have purchased the TSW4100 board.

I hope to log the ddc rx output data.

In TSW4100EVM user's guide. the TSW4100 proiveds test connectors.

How can I get the rx out data?

Thanks in advance.

Bye. 

  • 0
    TI__Mastermind 37500 points

    Hello,

    The TSW4100 digital repeater has 2 or 4 channels of DDC and 2 or 4 channels of DUC (this depends on the split IQ parameter in the programming file).  The test connectors have a DDC and a DUC connection.  The connection has a clock, TCLK, and 16data lines.  Using the test connectors requires a special FPGA code.  Please contact Ken Chan (kenchan@ti.com), or Jim Seton (j-seton@ti.com) to get the current schematic, FPGA codes.  Depending on your application, you may need to modify the FPGA to output the desired channel or number of channels. 

    Regards,

    Radio Joe