This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AE8406 as a multi-carrier receiver "digital low IF Weaver architecture"



Hello! I would use chip AE8406 as a multi-carrier receiver  "digital low IF Weaver architecture" (see illustration). That is planned to use the chip in the "UMTS complex".


Questions:
- Do I understand, that AFE8406 DDC mixer - complex mixer (as I have quoted above figure)
- Is it possible to somehow compensate for the imbalance within the chip amplitude and phase I and Q quadrature I emerged after the analog mixer (with gains α and β to modify the I and Q signals)? Is it possible for this purpose to use the internal RAGC (though given that the external control amplifier connected to the AFE8406 with DVGA not in sight).

- is it possible to use RAGC Fixed gain of each of the quadrature

  • Hello

     

    The AFE8406 does not have an IQ correction block internal to the Figure 6-1, Figure 7-1 circuitry to provide for phase correction.  A set of custom software (not supported with the standard GC Studio AFE8406 software) could provide separate I and Q gain compensation only, but it is not an adder as shown in your diagram.

    The TRF 371x product which is a complex demodulator, has some IQ compensation and gain balance, and the two demodulated I and Q streams could be input to the AFE8406.  There is no direct EVM to demonstrate this, I think you would have to use the AFE8406EVM and a TRF3711 EVM together. 

    There is an FPGA and TRF371x  EVM that provides for IQ correction and gain matching, please contact Ken Chan for futher information (kenchan@ti.com).

    Regards,

    Radio Joe