This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi TI Team,
According to the reference design of the FDC1004DGS water level sensor, we have made several prototypes. The PCB design drawing is shown in the attachment (FR4, thickness 1.6mm). The water level test height is 25cm. There is a problem during the test. When the water level is empty, the capacitance is measured. It is almost close to 10pf. After the water level is added to 12cm, the capacitance will not increase after reaching the maximum value of 15.99pf. Can you help analyze or ask what could be caused by the excessive capacitance of the original TI when the water level is empty, and what is there? No suggestions for improvement, thank you.
Hello,
Thank you for posting to the Sensing forum.
Can you please confirm the values of the offset calibration registers?
Gain and offset calibrations will be necessary for the system to match actual and measured levels.
Best regards,
Nicole