This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TIDEP-01012: psb fabrication tips

Part Number: TIDEP-01012

Hello, TI experts!

Can you help with two things?

1) For cascade radar you've adviced +/-20 um etching tolerance for top layer. Can you tell what impedance accuracy this provide for antenna and waveguide (cpwg) in your design? How critical is it? Can you advise looseness for +/-40 um tolerance?

2) For single chip design you've adviced to fill all vias placed on pads with nonconductive epoxy, but for cascade design this recommendation have been changed to copper filling. Can you tell possible effects of both fillings?

Thank you

  • Timur