We are trying to mount the AWR2243 on a proprietary technology (i.e. NOT a PCB), but we're concerned that the RF lines on this device may become detuned by not using a recommended pad layout. Can anyone at TI provide S2P files or some kind of internal model/simulation for what the chip is expecting (regarding impedance matching)?