This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AWR2243: Questions about the cascade mode

Part Number: AWR2243
Other Parts Discussed in Thread: AWR2944, , TDA2, AWR1243

Hi,all

I still have some questions about the cascade application as follow

Question1:What is the recommended digital processor for AWR1243P cascade chips?
Question2:AWR1243P+FPGA architecture can be configured with simultaneous transmission and transmission phase shift, how to configure the driver RF program in FPGA chip?  
Question3:Can AWR2243 chip be configured to transmit DDMA mode similar to AWR2944?

Hoping for your reply

BR.

  • Plus

    Question4:AWR1243P:How to configure DDMA mode?
    Question5:On the AWR1243P platform, we modified the BF launch mode and launched the initial phase at the same time. The data collected found that the amplitude of the same target was inconsistent.  How do I find this problem?  

     Thanks!

  • Hi Chen,

                       For specific details on 1 please reach out to local TI representative.

    For rest I am listing responses below:

    2) The FPGA on TDA2 (DSP EVM) board implements CSI2 to VIP bridge whose code cannot be altered by user.

    3) and 4)  AWR1243 or AWR2243 are front end devices unlike AWR2944(single chip). This offering is under works and shall be relased shortly.

    5) Can you share more details?

    Regards

  • 3) and 4)  AWR1243 or AWR2243 are front end devices unlike AWR2944(single chip). This offering is under works and shall be relased shortly.

    Abhed,

    Will the offering of DDMA on AWR2243 based on mmWave studio (config and get ADC) + Matlab process code?

  • Hi,

          This will come part of the next SDK release and would be with Host + 2243 topology.

    Regards