This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMP103: TMP103 over tHD;DAT Max

Part Number: TMP103
Other Parts Discussed in Thread: TMP102

Hi Team,

When my customer measureing I2C AC Timing at 630k Hz HS Mode, they get data hold time(tHD;DAT) ~= 500ns.

It will over the tHD;DAT Max of TMP103.

Could you help check:

1. Is this timing acceptable and will it not cause any issue?
2. Theoretically, the hold time should be as large as possible. Is it possible to relax the spec to tHD; DAT Max = ∞ ?

Looking forward to your feedback.

Thanks and Best regards,

Jamie

  • Hi Jamie,

    Thank you for posting to the Sensing forum. 

    As a target device the TMP103 is only sensitive to minimum hold and setup times, and there is no risk associated with maximum hold time. 

    Additionally, please ensure that the customer is measuring t­HD;DAT from (0.3 x VDD) of the falling edge of SCL to (0.3 x VDD) of the rising edge or (0.7 x VDD) of the falling edge of SDA.

    Figure 39 of the I2C-bus specification:

    Best regards,

    Nicole

  • Hi Nicole,

    Thanks for your feedback.

    1. May I know whether the TMP102 has same hold time max criteria as TMP103 ?
    2. The customer want to know if it’s possible to modify data hold time max time in TMP 103 datasheet ? 

    Best regards,

    Jamie

  • Hi Jamie,

    The TMP102 has a minimum hold time of 25 ns and a maximum hold time of 105 ns in high-speed mode. Maximum hold time does not negatively affect our device, however it has been calculated for the maximum frequency shown in section 6.6 of the datasheet.

    Best regards,

    Nicole