Hello,
I have a concern regarding the layout for a board using the FDC1004. In the Capacitive Sensing: Ins and Outs of Active Shielding app note, this image is shown, which seems to indicate that an additional layer of the PCB acting as a shielding plane eliminates parasitic capacitance:
However, in the design files for the FDC1004EVM, only 2 layers are used, with the bottom layer being split between a ground and shield plane. Because of this, I am unsure if the addition of a shield layer is worth the additional cost of a 4 layer board. And if a 4 layer board is used, what do you recommend doing with the remaining layer?
Thank you,
Sam Elkin