HI Team,
I understand that this IC is NRND, just want to confirm, if I'm placing four HDC1008 on a PCB in linear arrangement, does this require a multilayer ceramic bypass X7R capacitor of
0.1μF between VDD and GND pins for every HDC1008?
Thank you.
Regards,
May