Hi all
When i use AWR2243P with FPGA to design my radar
I choose the LVDS port to transport the data from RF to FPGA .
But i do not find the CheckSum just like CRC of LVDS port. So how can i confirm the data from RF chip to FPGA has no error when the radar is working?
Thanks