• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 31 subscribers
  • Views 275 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AWRL6432BOOST: Duty cycle limitations

houdali nabil
Intellectual 280 points
Part Number: AWRL6432BOOST

Hi,

By reading the chipset datasheet, I observe that the 40MHz  External Clock Mode has a max duty cycle of 65%. This threshold implies the same duty cycle at 60GHz? There is any standard limitations related to the DC or it's only HW or SW limitation?

Thanks in advance

Kind regards

Nabil

  • 0
    TI__Mastermind 30815 points

    Hello,

    This is a HW limitation. All of the internal clocks for the front end timing engine, digital timing engine, and peripheral interfaces are derived from the external clock source. The duty cycle must meet this requirement so as to not violate the timing requirements of the various clocks derived from this external clock source.

    What do you mean by "This threshold implies the same duty cycle at 60GHz"? If you are referring to the RF chirp/frame duty cycle then no, it is not limited to 65%. You can exceed this duty cycle as long as you have enough interframe processing time and do not exceed the thermal requirements of the device.

    Regards,

    Adrian