• State Resolved
  • +1 person also asked this people also asked this
  • Locked Locked
  • Replies 1 reply
  • Subscribers 31 subscribers
  • Views 260 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AWR2944EVM: Clock Frequency

Naoya
Prodigy 90 points
Part Number: AWR2944EVM
Other Parts Discussed in Thread: AWR2944

Hello,

I'm using AWR2944EVM.

When I confirmed that CPU, DSP and HWA  clock frequency are set the  each max value, Their clock frequency are as follows.  

 I have thought that AWR2944 was implimented Arm Cortex-R5F because Cores present(line 5) in above picture are r5f.
However, runCpu were r4f. 
Is this indication(runCPU: r4f) correct?
If the indication is not correct, how do I fix it?

In addition, Cores present(line 5 in above picture) is described as "unknown", "c66ss0" and "r5f0-0", why is one of Cores described as "unknown"?

Additionally, Is it possible to change CPU, DSP clock frequency?

Could you tell me how to change CPU, DSP clock frequency if it is possible?

Regards,

Naoya.

  • +1
    TI__Mastermind 35985 points

    Hello Naoya,

    The R5f frequency is not printed there, but Main subsystem is R5f.
    It just shows that the R4f is 200 Mhz which is for the Front end, and then we have the C66 which is the DSP subsystem.
    The R4f is the unknown core here, you can understand why when you go to the path: C:\ti\mmwave_mcuplus_sdk_04_04_00_01\mcu_plus_sdk_awr294x_08_06_00_28_original\source\drivers\soc\awr294x\soc.c, here you can see only:

    const char *SOC_getCoreName(uint16_t coreId)
    {
        static char *coreIdNames[CSL_CORE_ID_MAX + 1] =
        {
            "r5f0-0",
            "r5f0-1",
            "c66ss0",
            "unknown"
        };
        const char *name;

        if(coreId < CSL_CORE_ID_MAX)
        {
            name = coreIdNames[coreId];
        }
        else
        {
            name = coreIdNames[CSL_CORE_ID_MAX];
        }
        return name;
    }
    R5 and C66 is classified.
    There is no issues with the SBL, it is a generic SBL.

    If you want to modify the clocks please go through the: C:\ti\mmwave_mcuplus_sdk_04_04_00_01\mcu_plus_sdk_awr294x_08_06_00_28\source\drivers\bootloader\soc\awr294x\bootloader_soc.c
    and go to function 
    void Bootloader_socConfigurePll(void)
    Please modify the frequency according to what you want to configure.


    The cores are already configured for maximum frequency, you can only decrease it.

    Regards,
    Saswat Kumar