In the safety maunal <SWRU569_AM273x_Safety_Manual_22_sep_revA.pdf>,
for IP C66X, it has safety mechanisms CC6X.RAM2-Memory Parity and C66X.RAM3 Memory ECC at the same time, and they are both needed.my question is,in the same RAM, why it has two similar safety mechanism at the same time ?