• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 30 subscribers
  • Views 343 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AWR2944: DSS_ESM

Joseph Hanna
Intellectual 410 points
Part Number: AWR2944

Hello,

Kindly need to ask some questions about ESM for the DSS code.

1- For the high priority interrupts for error_group2 in DSS, will the interrupt be reported to the DSS core or the MSS core (master core)?

2- I can see in the manual that the ESM status register 1 (ESMSR1) is updated regardless the if the interrupt is enabled or not, what about the rest of status register for group 1, will the updated also regardless if the interrupt of group_1 errors is enabled or not?

3- I can see in the manual that the status registers are mapped to the 3 error groups, but i need to know the bit by bit mapping for each resister and the corresponding error, it's not in the manual nor in the register description?

4- can we have a manual for the ESM that includes detailed description for every error in the 3 groups?

5- I can see that some errors are set in the beginning of the sensor start, why these errors are set? can i neglect the errors at the beginning and clear the register?


  - The errors in registers are:


        - ESMSR1 => 0x84100000

        - ESMES7 => 0x00080000

6- I can see that error_group2 and 3 will set external pin ERROR, will this pin force reset the sensor?

Thank you.

  • 0
    TI__Mastermind 32865 points

    Hi,

    Please find my comments below.

    1) By default, they will be reported to the DSS. If they are also enabled in the MSS they can be reported in the MSS as well. 

    2) Yes, this is true for ESMSR1 register only.

    3) The ESM errors mapping is there in the TRM group wise. 

    ESMSR1 is for Group 1 (0-31), ESMSR2 is for Group 2 (0-31) and ESMSR3 is for Group 3 (0-31).

    ESMSR4 is for Group 1 (32-63), ESMSR7 is for Group 1 (64-95) and henceforth. 

    There are only 32 channels for group 2 and group 3 and 128 for group 1.

    4) Group 3 errors are for multi bit errors in the core memory groups. And one is for Efuse autoload failure. Currently we do not have a manual for this. 

    5) Yes, until the ESM module is initialized the group 1 registers can be neglected. 

    6) Error pin can never force a reset on the chip. It can only inform eternal controller of the error status. Based on that the external controller can generate the reset signal if required.

    Thanks,

    Pradipta.