Hi,
In the figure below, what are the recommended values for ADC valid strat time and excess ramping time before and after ADC sampling time?
Best regards,
Hiroyuki Taguchi
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
In the figure below, what are the recommended values for ADC valid strat time and excess ramping time before and after ADC sampling time?
Best regards,
Hiroyuki Taguchi
Hi,
Please see this Appnote
https://www.ti.com/lit/an/swra553a/swra553a.pdf
Please review the Timing Calculator (Section 5.4)
It may also help to search older threads on this topic using google site search as follows
For example:
site e2e.ti.com chirp idle time
Thank you
Cesar