• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 2 answers
  • Subscribers 31 subscribers
  • Views 196 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AWR2944: AWR294x DSS clock monitoring Timing

Sachin MC
Prodigy 60 points
Part Number: AWR2944

Hello Team,

    I am having a requirement to monitor DSS clocks where DSP runs on higher clocks during normal operation and when DSP is idle, the clock is switched to low frequency clock. In order to monitor these DSS varying clocks, how can we use the DSS DCC instances?. Is there any option to complete our clock monitoring during DSP run time(High clocks) and complete this before the DSP switches to idle( lower clocks). As per my understanding, the DCC instances are programmable with corresponding counter values which decrements based on the test/reference clocks. So If the clock value changes while counter decrements, the clock monitoring will go wrong. So is there any approach to handle this situation of clock monitoring with varying clocks.

thanks in advance

Sachin

  • 0
    TI__Mastermind 27935 points

    Hi,

    The software developer will have the timing values with him or the duty cycle metrics. What will be the time for the DSP to work on high frequency clock and what will be the time for which the DSP will be in idle mode. 

    Once you have this data the DCC can be programmed and configured to work for a certain percentage of the normal operation time of the DSP.

    Say DSP will be up for 1 ms and then idle for 50 us. So, in that 1 ms you can monitor the DSP clock using the DSS DCC instance for say 700 us (70 % of the up time). you can implement such a scheme at your end for your use case. 

    Please note: Numbers/values used are example values only.

    Thanks,

    Pradipta.

  • 0 in reply to Pradipta Bandyopadhyay
    Prodigy 60 points

    Yes this seems fine but we are decrementing counter values based on the reference/test clock. So what if the counter doesn't reach value 0 for successful comparison within the DSP up time. Like for decrementing and comparing a minimum time period is required and the DSP up time should be enough to accommodate this DCC operation time right?

  • 0 in reply to Sachin MC
    TI__Mastermind 27935 points

    Hi,

    In the DCC module you get to configure the time for which the DCC will monitor the clock. you just need to ensure that the time you configure is less than the up time for the DSP. This is possible. 

    The examples in the SDK can aid you in configuring your DCC.

    Thanks,

    Pradipta.