Tool/software:
Hi TI expert,
Is there any keep out area rule for IWRL6432AOP design as shown in below picture?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Tool/software:
Hi TI expert,
Is there any keep out area rule for IWRL6432AOP design as shown in below picture?
Hi,
We are looking into your query. Please allow us a couple of days to respond.
Regards,
Sharan
Hi Jesse,
North and South side of the PCB should be as close as possible to the device to reduce the surface wave effects. East and West side of the PCB should have a minimum spacing of one lambda (~5mm) from the device to PCB edge or any other components.
Thanks
Swarnendu