This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

IWR6843AOP: How to clock gating DSS and MSS during the idle time between frames?

Part Number: IWR6843AOP


Tool/software:

Hi TI,

How to reduce the power consumption by clock gating during the idle time between frames?

In 3D_people_count_68xx_demo, can show me which part of the source code should be looked into for changes?
For DSS Clock Gating, code changes to be done in DSS code?
For MSS VCLK Gating, code changes to be done in MSS code?



Reference: 适用于IWR6843系列毫米波雷达SOC的软件功耗优化示例


Regards.
Thiam Chi

  • Hi

    Thanks for your query. Please allow us a couple of days to respond

    Regards

  • Hi

    Both the DSS clock gating and MSS clock change to 40MHz are done in the MSS project. You can implement it in mss_main.c of 3D people tracking project

    Please refer to the below project for implementing both these techniques

    radar_toolbox_2_30_00_12\source\ti\examples\Fundamentals\xWR6843_Low_Power_Modes

    In main.c, Refer to MmwDemo_powerDownTask which implements both these techniques. You can create a similar task in mss_main.c of 3D people tracking project and copy the relevant contents from MmwDemo_powerDownTask 

    Regards