• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 30 subscribers
  • Views 170 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AWR1843: AWR1843 chirp duty cycle limitation with CAN operation and respective power dissipation

Pradip Magar
Prodigy 30 points
Part Number: AWR1843


Tool/software:

Hi,

1)Can we use 90 to 100% duty cycle with AWR1843Boost with 3Tx ,4Rx configuration? Datasheet mentioned 50% max we can used.

2)What could be power dissipation for respective duty cycle used how we can calculate please explore how to calculate.

3)What can be configuration values for maximum duty cycle with respect to chirp frame ADC sampling time?

4) Are there any Memory limitations for using higher duty cycle configuration? 

5)Heatsink required for higher duty cycle used?

6)We have to perform thermal modeling for our custom AWR1843 board can we get thermal modeling module based on varies duty cycles.

7)We are using approx. 4.5% duty cycle due to memory limitation as we are real taking data on CAN whenever required, suggest how we can increase duty cycle? Required which hardware changes?

  • 0
    TI__Guru**** 150534 points

    Hi,

    Pradip Magar said:
    1)Can we use 90 to 100% duty cycle with AWR1843Boost with 3Tx ,4Rx configuration? Datasheet mentioned 50% max we can used.

    Please note that time is needed to process the data. 90% duty cycle would not provide sufficient time to process the data.

    What application are you considering?

    Pradip Magar said:
    2)What could be power dissipation for respective duty cycle used how we can calculate please explore how to calculate.

    There is a power consumption spreadsheet provided to estimate power dissipation

    Pradip Magar said:
    3)What can be configuration values for maximum duty cycle with respect to chirp frame ADC sampling time?

    Please review the frame configuration and chirping time. the duty cycle is defined by the chriping time and frame duration

    Pradip Magar said:
    7)We are using approx. 4.5% duty cycle due to memory limitation as we are real taking data on CAN whenever required, suggest how we can increase duty cycle? Required which hardware changes?

    Can you please share your profile, chirp, frame configuration?

    Thank you

    Cesar

  • 0 in reply to Cesar
    Prodigy 30 points

    Dear Sir,

    As per our Configuration Following Data and profile we have used

    Ramp time = 15 microsecond.

    No of chirps per TX = 110.

    Total frame time = 33.33 millisecond.

    "profileCfg 0 77 2 2 15 0 0 7.5 1 128 12500 0 0 48",
     "chirpCfg 0 0 0 0 0 0 0 1",
     "chirpCfg 1 1 0 0 0 0 0 2",
     "chirpCfg 2 2 0 0 0 0 0 4",
     "frameCfg 0 2 110 0 33.33 1 0"

    Also, one thing we are sending chirp on Tx one by one and for all 3TX (%) of duty cycle is the same 4.95%. Because in one frame, one 1tx is ON.

    Can we send chirp simultaneously to all Tx or what can be better to get best efficiency? 

  • 0 in reply to Pradip Magar
    TI__Guru**** 150534 points

    Hi,

    I am not sure what application you are trying to achieve.

    It is definitely possible to send chirp simultaneously on all 3Tx

    The memory limitation can't be modified. So you need to make sure the chirp/frame configuration take that into account

    thank you
    Cesar