Other Parts Discussed in Thread: AWR1843AOP, AWR1843
Tool/software:
Hello,
I would like to inquire about the decoupling capacitors used in the AOP POWER section of the AWR1843AOP EVM. As shown in the diagram below, the decoupling capacitors used in the EVM’s AOP POWER appear to be configured based on the maximum power consumption of the AWR1843AOP device (as per the datasheet: 1.2V/1A, 1.3V/2A or 1V/2.5A, 1.8V/850mA, 3.3V/50mA, maximum power = 5.4W).
In our application, the actual power consumption of the AWR1843AOP is about half of the maximum—approximately 2.7W (1–1.4W from the 1V rail, and 1.3–1.7W from the other three power rails). Given this, we believe it may be possible to reduce the number or value of the decoupling capacitors used in our design compared to the EVM.
Could TI provide guidance on how much we can reduce the decoupling capacitance in this case?
Alternatively, could you review and confirm whether the decoupling capacitor configuration in our current AOP POWER design is acceptable based on our application’s power consumption?
We would appreciate your advice on this matter.
Thank you very much.