• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 30 subscribers
  • Views 141 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AWR2243: Consultation on Data Acquisition Issues with Dual AWR2243 Cascaded ADCs

chao wang
Prodigy 10 points
Part Number: AWR2243
Other Parts Discussed in Thread: AM2732

Tool/software:

Problem Background:Currently, two AWR2243 devices are cascaded, both using CSI2 2LAN to connect to an ARM-based DSP chip for data acquisition. It has been confirmed that the SPI  configuration of the AWR2243 is normal and the CSI2 signals are functioning correctly. However, data acquisition on the DSP side is abnormal.

Consultation Questions: 

1.  CSI2 Output Format:The default configuration of the AWR2243 uses RAW8 format for CSI2 output. Could you explain what this means in our scenario? Does it imply that after receiving the data, the DSP needs to align the data to 12 bits for analysis? Previously, the AM2732 would pad 0s to make 12-bit data into 16-bit data; do we need to perform the same operation? It should be noted that when configuring adcCfg 2 1, the ADC out bits are 16 bits. Will 2243 output ADC data according to 16 bits?

2. Pixel and Resolution Format:I would like to confirm the pixel and resolution format of the current RAW data from the AWR2243. Is it 4 pixels high (RX LANE) by 512 pixels wide (numAdcSamples), resulting in a total data volume of 8K? Can this be freely adjusted—for example, changing the height to 32 and width to 64—without affecting data processing on the DSP side?

  • 0
    TI__Intellectual 2522 points

    Hi Chao,

    1. In 16-bit mode, ADC data is output as 2 RAW8 packets. In 12-bit mode, data is zero-padded to be 16-bit aligned.

    2. Here is how the CSI2 frame size is calculated:

    Width (in bytes) = Number of Samples per chirp * Number of Rx channels enabled * Number of bits per sample / 8

    • Number of Samples per chirp: numAdcSamples(part profile config)
    • Number of Rx channels enabled: rxChannelEn (part of channel config)
    • Number of bits per sample is dependent on:
      • b2AdcBits (part of ADC config)
      • b2AdcOutFmt (part of the ADC config)

    Height (in bytes) = Number of times the chirps are repeated in the frame.

    • numLoops (part of the frame config)

    Frame size can be adjusted by changing these parameters - the data processing should be adjusted to accommodate the new size.