Tool/software:
In LMT86 datasheet, there is a Layout Guidelines as following fig.
In my understanding, the optimal connection order from a low-noise perspective is: IC's VCC pin → decoupling capacitor → via → VCC layer.
However, your recommendation seems to reverse the order of the capacitor and the via.
Could you please clarify the reasoning behind this approach?
BR