• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 30 subscribers
  • Views 602 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LM92 I2C read timing

cafain
Mastermind 6755 points
Other Parts Discussed in Thread: LM92

Hi,

LM92　I2C read timing。

Data-sheet (SNIS110D) page13 Figure9 timing is asked.

"Ack" (Low) is output more than master next to D0.

I think the place and the master reads take NACK (High) out of the specification of the I2C.

"NACK" is expected by this timing, but is my idea wrong?

Please tell me. Best regards

  • 0
    TI__Expert 7220 points
    Hi cafain,

    In a typical I2C transaction a NACK from the master is sent at the end of D0. However, Figure 9 displays a non-typical transaction where the SDA line is held low starting at D7. The master will try to get out of this mode by sending additional clock pulses and try to get data from the SDA line and initiate a stop condition. Because this transaction includes additional steps apart from a typical transaction an ACK from the master is acceptable.

    -Michael Wong