Hi,
LM92 I2C read timing。
Data-sheet (SNIS110D) page13 Figure9 timing is asked.
"Ack" (Low) is output more than master next to D0.
I think the place and the master reads take NACK (High) out of the specification of the I2C.
"NACK" is expected by this timing, but is my idea wrong?
Please tell me. Best regards