Hi team,
a quick question about how to externally clock at best a multi-FDCxxx architecture.
Considering for instance FDC2212, would it be acceptable a configuration like the one in the below pic :
Here the point is to understand if we would really need to use instead a. #5 independent clocks, or b. a clock buffer as intermediate approach.
Thanks in advance for kind comments about and BR
Sergio