Is there a plan to make available a VHDL or Verilog/SystemVerilog BFM for the AWR product family? The programmer's guide is helpful (SWRA555), but I find documentation can lag chip design by several months. Would be better for my developments to use what your verification engineers are using to limit surprises when we receive chips. Thanks.