Hi everyone,
We are using AWR 1243 (ES 2.0).
Connect to the FPGA using LDVS.
There is a problem with the waveform of LVDS.
A glitch occurs in "FRCLK signal" and "valid signal" 3 ns after the edge.
I changed the frequency and tried it for 900 Mbps DDR, 450 Mbps DDR, 450 Mbps SDR. However, glitch occurs 3 ns later.
Is there anything to check with register settings?
I confirmed PCB, but there is no problem.