Hi everyone
I have designed a data capture board use xilinx FPGA.The board match the awr 1243 lvds interface,I want to konw the lvds timing of capture data.I want how to capture lvds data use FPGA.The demo only gives the .bit
file of FPGA,I want the verilog HDL code .Thank you!
