This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

IWR1642: Why in SPEC, iwr1642 has 32KB L1D, but in SDK1.1, only 0x4000 16KB is observed?

Part Number: IWR1642


Hi, 

in  the code:

/*! @brief L1 heap used for allocating buffers in L1D SRAM,

    mostly scratch buffers */

#define MMW_L1_HEAP_SIZE    0x4000U

where is the rest 16KB, for cache?

how to control its usage?

Thanks!