• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 31 subscribers
  • Views 1330 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AWR1243: Antenna array design for multiple chip solution

Faiz Ahmed
Intellectual 460 points
Part Number: AWR1243

Hello,

I was curious as to how the antenna array is designed for 4 chip solution.

The "MIMO Radar" document mentions the basic method of separating the receive antenna by lambda/2 and then separating the transmit antenna by (number of rx antennas) x (lambda/2). So if there are 16 RX antenna, each transmit antenna would be separated by 16 x lambda/2 = 30.57mm. Since there are 12 TX antenna, the board size would at least 340mm, which is unreasonably massive.  

I just wanted to see how you guys address this and if you could point me towards some books or any other resources that talk about MIMO antenna placement?

Thank you,

Faiz

  • 0
    TI__Prodigy 545 points

    Hi Faiz,

    The placement of antenna of 4 chip cascading board is a systematic question. Your initial analysis is correct. If you want realize the full MIMO aperture, the board size is big. When we design the antenna configurations, we consider the following design aspects:

    1. desired angle resolution to achieve in both azimuth and elevation direction: use proper number of antenna accordingly to meet the requirement

    2. antenna board size: from the hardware perspective, what is the acceptable antenna size. You might have to sacrifice angle resolution to reduce board size

    3. easiness for routing: when considering the position of the antenna, try to put the antenna close to the chip itself to reduce routing loss

    4. supporting multi-mode: how to support both MIMO and TX beamforming

    We don't have a document of antenna configuration for cascading design yet. We will release more cascading document Q2 this year.

    Regards,

    Dan

     

  • 0 in reply to Dan Wang3
    Intellectual 535 points

    Will TI release reference design (layout and schematic) of cascading system?

    Thanks, Dan.