Other Parts Discussed in Thread: AFE5809,
I am using a AFE5809 EVM and would like to test a program for deserialising the output LVDS signal using an FPGA. For this i would like to test with using a RAMP signal which can be generated from the AFE, Can anyone describe the step by step procedure of how to accomplish this task.