• State TI Thinks Resolved
  • Locked Locked
  • Replies 6 replies
  • Answers 2 answers
  • Subscribers 31 subscribers
  • Views 1157 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AWR1243: LO Power Levels in Cascaded Design

radarJunkie
Expert 2090 points
Part Number: AWR1243

Hello, 

I have a couple of questions about the LO power in AWR1243 from a cascaded design perspective. 

1. What is the output power level of the 20 GHz LO out when the chip is a multi-chip master ?

2. What is the maximum and minimum LO power level requirement to drive the slave chips ? I recall minimum being -10 dBm but I cannot find where I read it.

Thank you, 

RJ 

  • 0
    TI__Guru*** 149044 points
    Hi,

    At this point, all power related information is provided in the datasheet.

    Did you find any related information in the datasheet?

    We will check if there is any pending update to the datasheet.

    thank you
    Cesar
  • 0 in reply to Cesar
    Expert 2090 points
    Hi Cesar,

    I did not find anything related to the LO power in the datasheet. There are figures of merit related to Tx Output Power.
    My questions are related to the 20 GHz LO which the AWR1243 generates and is sent out to the slave AWR1243 chips.

    Thanks

    RJ
  • 0 in reply to radarJunkie
    Expert 2090 points

    Hi Cesar,

    Is there any update on this question ?

    Regards,

    RJ

  • 0 in reply to radarJunkie
    TI__Mastermind 18500 points

    Hi RJ,

    At the moment the only reference to LO distribution hardware requirements we have is in the AWR1242 Cascade Radar Application Note: http://www.ti.com/lit/pdf/swra574 : 

    • Section 3.1 "20 GHz LO Sync Pins Connectivity" General guidelines
    • Section 4 20 GHz LO Sync Link Budget

    The current support plan is to define acceptable PCB channel, and power divider losses and not explicitly define the TX/RX performance. The link budget losses shown bound the PCB design to acceptable limits. 

    If you contact your local TI sales office you may be able to preview the upcoming Cascade Radar EVM design files which includes an example implementation of this link budget. 

    Thank you,

    Randy

  • 0 in reply to Randy Rosales
    Intellectual 540 points

    Hi Randy,

    From the document, the output from the master is 6dBm, but the input range to the slave is not clearly defined. It mentioned that the input can be 0.1dBm~1.3dBm depend on different board losses, but didn't claim any max or min value. I can't believe that an input signal's range can only be 1.5dB from max to min. This range is too small to apply.

    Could you suggest more documents to read?

    Regards,

    King

  • 0 in reply to King Kong
    TI__Expert 6205 points
    Hi King,

    The min value of the LO input is -10dBm.

    Regards,
    Wesley