This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AWR1243: 2 SPI clocks delay

Part Number: AWR1243


Hi,

In the AWR1xx_Radar_Interface_Control.pdf, section 3.2.4 SPI Message Sequence – Command/Response, the note mentioned host should ensure that there is a delay of at least 2 SPI clocks between CS going low and start of SPI clock.

Is that really necessary? My current configuration of the SPICLK is @ 8MHz, and the device seems to be responding.

Regards,

RJ