Hello champion,
If we enable the L2 cahce in 1642, what is the memory address range of the rest L2 RAM? I can't find this description in the TRM. I have another question, what is the difference of L2 UMAP1 and L2 UMAP0? The cache is in UMAP0 or UMAP1?
Thanks,
Adam